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6 Claims 
A 
A feedback integrator employs a capacitor having one 
terminal grounded and the other terminal connected to 
one input of an operational amplifier. Input signals are 
applied through equal resistors to the amplifier input ter- 
minals, and the circuit operates to  integrate the difference 
between the input signals. The polarity of the output may 
be controlled by appropriate connection of the inputs. 
Switching elements may be connected across the capaci- 
tor to produce either a free running or a controlled sweep 
generator. This control may also be used to reset the 
capacitor to an initial value when a variable input sig- 
nal is being integrated. 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government for 
governmental purposes without the payment of any 
royalties thereon or therefor. 
BACKGROUND OF THE INVENTION 
Field of the invention 
This invention relates in general to integrating circuits, 
and relates more particularly t o  such integrating circuits 
employing a grounded capacitor. 
Description of the prior art 
Electronic integrators which automatically give an out- 
put which is the mathematical integral of the input sig- 
nal are well-known in the art and are widely used in 
computing and control circuits. Such integrators usually 
employ an operational amplifier with negative feedback 
from the output to the inverting input through a capaci- 
tor. Such integrators work satisfactorily for many situa- 
tions, but because the capacitor is floating, they do pro- 
duce difficulties when it is desired to set and reset the 
integrator to some initial condition, as is often desired 
in analog computer circuitry. Further, when it is desired 
to integrate a differential signal (that is, the difference 
between two input signals), it is necessary in these prior 
art devices to employ two capacitors, thus increasing the 
complexity and cost of the circuit, and increasing the dif- 
ficulties of setting the initial conditions as discussed above. 
Additionally, these conventional integrators produce only 
a single inverted output signal for a single-ended input 
signal, whereas signals of the opposite polarity may be 
desired. 
SUMMARY O F  THE INVENTION 
In accordance with this invention, there is provided a~ 
integrating circuit employing a single grounded capaci- 
tor, four resistors and an operational amplifier. Two in- 
put terminals are provided, and when signals are ap- 
plied to both of these terminals, the circuit operates to 
integrate the differential input represented by the dif- 
ference between the two input signals. Thus, the circuit 
performs this integration on the differential input using 
only a single capacitor, in contrast to the two capacitors 
required to perform this operation in the prior art de- 
vices. 
When one of the input terminals is grounded and a 
signal applied to the other, the integrator acts as a non- 
inverting integrator, while when the situation of the input 
signals is reversed, the integrator acts as an inverting 
integrator. Thus, by grounding the appropriate input ter- 
10 minal, a choice of polarities is available a t  the output 
for a given single-ended input signal. Similarly, output 
polarity selection is possible for the differential signal in- 
puts by appropriate connection of the input signals to 
the input terminals. 
Further, by utilizing electronic transistor switches con- 
nected across the capacitor, the capacitor may be readily 
reset in various modes of operation. Additionally, a low 
impedance output with a gain twice that of conventional 
integrators is available at the output terminal of the 
20 operational amplifier, with the same ease of resetting of 
the capacitor. 
It is therefore an object of this invention to provide an 
improved integrating circuit employing a grounded ca- 
pacitor. 
I t  is a further object of this invention to provide an in- 
tegrating circuit which is capable of integrating differen- 
tial input signals utilizing only a single capacitor. 
It is an additional object of the present invention to 
provide an integrating circuit which permits ready selec- 
30 tion of the polarity of the output signal independently 
of the polarity of the input signal. 
It is a further object of this invention to  provide an 
integrating circuit which is capable of integrating a dif- 
ferential input signal to produce an output signal of 
It is an additional object of the present invention to  
provide an integrating circuit employing a capacitor 
which can be readily set and reset to initial conditions. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
Objects and advantages other than those set forth above 
will be apparent from the following description when 
read in )connection with the accompanying drawing, the 
45 single figure of which is a circuit diagram of an integrator 
according to the present invention, including electronic 
switches for setting and resetting the integrator circuit. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
Referring to the drawing, the integrator of this inven- 
tion includes an operational amplifier 11, four equal re- 
, 15 and a capacitor 17. Capacitor 17 
has one terminal connected to ground and has its other 
55 terminal connected to an input terminal of amplifier 11 
at the junction of resistors 84, 15. The other input termi- 
nal of amplifier 11 is connected to the junction of resistors 
12, $3. 
A pair of input terminals 21, 22 are provided as shown, 
60 the voltage of terminal 21 being designated VI and the 
voltage at terminal 22 being designated Vz. The circuit 
output voltage appears at a terminal 23 whose voltage is 
designated V,. 
Considering only the portion of the circuit described 
65 thus far, it will be seen that the circuit output voltage is: 
15 
25 
35 either polarity. 
40 
50 
v,= ( 1 /RC) Jot( vz- v, ) dt 
where R is the resistance of any one of the equal resistors 
70 12, 13, 14 and 15, and C is the capacitance of capacitor 
17. This shows clearly that the circuit is operative to in- 
tegrate the differential input signal represented by the 
4 
3.470,49 5 
difference between the si s on terminals 21 and 22, 
This integration of the differential input is accomplished 
with only the single capacitor 17, unlike the prio: art de- 
vices which require two capacitors to perform this opera- 
tion. 
When terminal 21 is grounded (V,=O) the circuit op- 
erates as a non-inverting integrator to integrate the sig- 
nal appearing at terminal V2. Conversely, with terminal 
22 grounded (V2=0),  the circuit will operate as an in- 
verting integrator for the input signal appearing on ter- 
minal 21. Thus, with single-ended signals it is possible to 
select a desired output polarity by grounding the appro- 
priate input terminal and connecting the input signal to 
the other input terminal. Similarly, output polarity se- 
lection is possible in the case of differential input signals 
by appropriate connection of these input signals to the 
two input terminals. 
To reset capacitor 17 in various modes of operation, 
two transistors 27, 28 may be employed and connected as 
shown. These transistors are selectively connectable to the 
integrating circuit by means of a switch 29 having a con- 
tact 29a which connects unijunction transistor 27 to  the 
integrator, and a contact 29b which connects bipolar tran- 
sistor 28 to the integrator. 
Consider first the case where the circuit is to be used 
as a ramp or sweep generator. Assume that the voltage 
VI is zero and the voltage V2 is a positive constant vdt-  
age. The circuit output voltage V, will then be a linear 
sweep with a slope of V2/RC volts per second. With 
in a position to close contact 294 the circuit 
operates in a free-running mode owing to the voltage- 
sensing switching action of unijunction transistor 27 across 
capacitor 17. 
When switch 29 is moved to close contact 29b, the 
sweep can be made to start and stop at selected times by 
application of positive and negative voltages, respective- 
ly, to the base of bipolar transistor 28 through terminal 
28a, so that the circuit operates as a triggered sweep in 
response to these positive and negative voltages. Thus, the 
circuit may be employed to generate either a free-run- 
ning or a controlled sweep pattern. 
The circuit may also be used to  set and reset capacitor 
17 to an initial value, as is often required in analog com- 
puter circuits. 
When the voltage Vi is zero and the voltage V2 is a 
positive, variable voltage to be integrated, by application 
of suitable control pulses to terminal 28a, transistor 28 
can be used to set an initial condition of V3=0 and to 
reset the integrator when desired. The simplicity of switch- 
ing involved in all of these modes of operation is 
result of grounding one terminal of the capacitor 
If a low impedance output is required from the circuit 
shown in the drawing, it is available at the amplifier 
output terminal 31. The voltage V4 at this terminal is: 
v4= (2/RC)J4(V,-V,)dt-V, 
If the voltage V1 is made zero, and the voltage V2 is 
the variable to be integrated, a low impedance source of 
v*= (2/RC)J2V2dt 
is available at terminal 31, with the same ease of resetting 
capacitor 87 as before. It will be seen that the gain for 
this low impedance output is twice that of conventional 
integrators. 
With respect to the components utilized in the circuit, 
these may be varied over a wide range. With high quality 
operational amplifiers, the integrator circuit will work 
well with resistor values for R from a few kilohms to  
many megohms, and with values of capacitance for capac- 
itor 87 from a few hundred picofarads to hundreds of 
microfarads. Component tolerance depends on the ac- 
curacy desired, and in general, the design philosophy and 
component selection is to minimize error introduced by 
deviation from the idealized circuit. The capacitor leakage 
should be low, and the amplifier should have high open- 
loop gain, high input impedance and low output imped- 
ance. The input voltage and current offsets should be low, 
and thermally stable. The resistor values selected should 
not be too low because this would reduce the circuit's 
output drive capability. 
Without limiting the invention in any way, the follow- 
ing values for the components shown in the drawing were 
utilized to construct a linear ramp generator in a rateme- 
10 ter circuit, and the operation of the circuit was highly 
satisfactory. 
R-10,000 ohms 
C-1 microfarad 
15 Transistor 27-2N-2646 
Transistor 28--2N3565 
Amplifier Il-Fairchild ADO-3 
Power--+- 15 volts 
20 While the above detailed description has shown, de- 
scribed and pointed out the fundamental novel features 
of the invention as applied to various embodiments, it will 
be understood that various omissions and substitutions 
and changes in the form and details of the device illus- 
25 trated may be made by those skilled in the art, without 
departing from the spirit of the invention. 
What is claimed is: 
1. An integrating circuit comprising: 
an operational amplifier having first and second input 
terminals and an output terminal; 
a first resistor connected between said first amplifier in- 
put terminal and said output terminal; 
a second resistor connected between said second am- 
plifier input terminal and said output terminal; 
a capacitor connected between said second amplifier in- 
put terminal and said reference terminal; 
first and second signal input terminals; 
a third resistor connected between said first amplifier 
input terminal and said first signal input terminal; 
and 
a fourth resistor connected between said second am- 
plifier input terminal and said signal input terminal, 
whereby when first and second signals are applied 
to said first and second signal input terminals, an 
output signal proportional to the integral of the dif- 
ference of said two signals is generated. 
2. A circuit in accordance with claim 1 in which said 
first signal input terminal is connected to said reference 
5o terminal, whereby a signal applied to said second signal 
input terminal and said reference terminal is integrated 
without inversion. 
3. A circuit in accordance with claim 1 in which said 
second signal input terminal is connected to said reference 
55 terminal, whereby a signal applied to said first signal in- 
put terminal is integrated with inversion. 
4. A circuit in accordance with claim 1 including 
means connectable across said capacitor for setting the 
charge on said capacitor and for periodically resetting said 
5. A circuit in accordance with claim 1 including a uni- 
junction transistor having a first base, a second base and 
an emitter, said first base being connected to said refer- 
ence terminal, a voltage source connected across said 
j5 first and second bases, and said emitter connected to said 
second amplifier input, whereby when a signal of zero 
volts is applied across said first signal input terminal and 
said reference terminal and a voltage of constant value is 
applied across said second signal input terminal and said 
To reference terminal, a free-running linear sweep voltage is 
generated. 
6. A circuit in accordance with claim 1 including a 
transistor having a base, collector and emitter, said col- 
lector being connected to  said second amplifier input ter- 
75 minal, and said emitter being connected to  said reference 
30 
35 a referenee terminal; 
40 
45 
6o charge to said initial value. 
3,440,495 
terminal, whereby the charging of said capacitor is started 
and stopped when negative and positive voltages, respec- 
tively, are applied to said transistor base. 
Level Fast Signals,” IBM Technical Disclosure Bulletin, 
vol. 4, No. 12, May 1962, pp. 105, 106. 
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